

IN THE U.S. PATENT AND TRADEMARK OFFICE  
Patent Application Transmittal LetterASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): ☒ Utility ☐ Design☒ original patent application,☐ continuation-in-part applicationINVENTOR(S): **Frederick W. Pew et al**TITLE: **A System And Method For Transferring Data Within A Printer**

Enclosed are:

☒ The Declaration and Power of Attorney. ☒ signed ☐ unsigned or partially signed☒ 3 sheets of drawings (one set) ☐ Associate Power of Attorney☒ Form PTO-1449 ☐ Information Disclosure Statement and Form PTO-1449☐ Priority document(s) ☐ (Other) \_\_\_\_\_ (fee \$ \_\_\_\_\_)

CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY				
(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) TOTALS
TOTAL CLAIMS	20 — 20	0	X \$ 18	\$ 0
INDEPENDENT CLAIMS	5 — 3	2	X \$ 78	\$ 156
ANY MULTIPLE DEPENDENT CLAIMS	0		\$ 260	\$ 0
BASIC FEE: Design (\$310.00 ); Utility (\$690.00 )				\$ 690
TOTAL FILING FEE				\$ 846
OTHER FEES				\$
TOTAL CHARGES TO DEPOSIT ACCOUNT				\$ 846

Charge \$ 846 to Deposit Account 08-2025. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EH862490589USDate of Deposit July 31, 2000

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C., 20231.

By Terri Walker

Typed Name: Terri Walker

Respectfully submitted,

Frederick W. Pew et al

By Matthew L. Wade

Matthew L. Wade

Attorney/Agent for Applicant(s)

Reg. No. 42,206

Date: July 31, 2000

Telephone No.: (208) 396-5263

"Express Mail" mailing label number EH862490589US

Date of Deposit July 31, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" services under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Typed Name of Person Mailing Paper or Fee: Terri Walker

Signature: *Terri Walker*

**PATENT APPLICATION  
DOCKET NO. 10992431-1**

**A SYSTEM AND METHOD FOR TRANSFERRING DATA  
WITHIN A PRINTER**

**INVENTORS:**

Frederick W. Pew  
Marvin D. Nelson

# A SYSTEM AND METHOD FOR TRANSFERRING DATA WITHIN A PRINTER

## BACKGROUND OF THE INVENTION

It is well known that many printers include a CPU and a memory management unit (MMU) which are both located on the same integrated circuit (IC). The MMU operates to translate virtual addresses (generated by processes being executed by the CPU) into physical addresses. By using virtual memory, a contiguous range of virtual addresses can be mapped to several non-contiguous areas of physical memory. The phrase "virtual address space" is the range of virtual addresses that is provided by the MMU. Typically, the virtual address space is divided into "virtual pages" which are of a pre-determined size.

Printers often provide for "*direct memory access* (DMA)" transfers to or from the printer's internal memory. In this context, DMA transfers refer to the process of transferring data (e.g., page description commands describing a document) to or from the printer's internal memory without intervention from the printer's central processor unit (CPU). Instead, the DMA transfers are (typically) implemented by a special purpose controller (referred to as a "DMA controller") that resides within the printer.

During a DMA transfer, the DMA controller operates as a "bus master". A bus master refers to a device capable of asserting control over a bus. As part of this function, the DMA controller causes addresses to be placed on the bus to address the printer's internal memory.

Some printers that make use of virtual memory include a DMA controller that only works with physical addresses. This can present a problem, as the printer's internal memory may become fragmented due to contiguous virtual memory addresses being mapped to non-contiguous areas in the physical memory.

One solution to this problem is to constrain each DMA transfer to within a single virtual page. Unfortunately, this solution reduces the amount of data that can be transferred during any one DMA transfer. As a result, multiple DMA transfers may be required to transfer a given amount of data. This is

especially disadvantageous for printers (as opposed to other general purpose computers) since printers often perform DMA transfers of relatively large amounts of data which often exceeds the size of a typical virtual page.

Some general purpose computers include DMA controllers that  
5 work with virtual memory. An example of such a computer is given in *Computer Architecture: a Quantitative Approach*, page 527, by David A. Patterson and John L. Hennessy, 2<sup>nd</sup> ed., ISBN 1-55860-372-7. Typically, this type of DMA controller is provided with an associated set of registers. The registers are used to store a small number of virtual to physical address mappings. Prior to a DMA  
10 transfer, the computer's CPU stores the mappings in the register. The mappings are then used by the DMA controller, during a DMA transfer, to translate virtual addresses into physical addresses. Unfortunately, this implementation adds complexity and overhead which is associated with the registers and the operation of the CPU to update these registers prior to each DMA transfer.  
15 Implementing this solution in a printer, therefore, results in adding overhead, complexity and therefore cost to the printer.

#### SUMMARY OF THE INVENTION

Briefly, and in general terms, a printer according to a preferred embodiment of the invention includes a first address bus, a second address bus  
20 and an address translation unit (ATU). The ATU is coupled to the first and second address buses and is operable to translate virtual addresses received from at least two bus masters connected to the first bus into physical memory addresses and to transmit these physical addresses over the second bus to a memory. One of the bus masters may be a CPU, the other bus master may be a  
25 DMA controller.

In another embodiment, a printer is provided that includes a DMA controller operable to generate virtual addresses, a CPU operable to generate virtual addresses and a memory. The printer further includes an address translation unit operable to receive the virtual addresses from both the DMA  
30 controller and the CPU and to translate the virtual addresses into physical addresses. The ATU then transmits the physical addresses to the memory.

The present invention may also be implemented as a method of generating physical addresses in a printer. The printer including a CPU, a DMA controller and a memory. The method preferably includes providing an address translation unit (ATU), the CPU transmitting a first plurality of virtual addresses to the ATU, and the DMA controller transmitting a second plurality of virtual addresses to the ATU. The method may further include the ATU generating physical addresses from the virtual addresses received from the CPU and then transmitting these physical addresses to the memory. In addition, the method may further include the ATU generating physical addresses received from the DMA controller and then transmitting these physical addresses to the memory.

The present invention may also be implemented as a computer. The computer includes a DMA controller, a CPU, an ATU and a memory. The address translation unit is operable to receive virtual addresses from both the DMA controller and the CPU, to translate the virtual addresses into physical addresses and to transmit the physical addresses to the memory.

Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a high level schematic of a printer constructed according to one embodiment of the invention;

FIG. 2 is a flow diagram illustrating the operation of the printer's CPU and the printer's DMA controller to write data to the printer's internal memory; and

FIG. 3 is a flow diagram illustrating the operation of the Address translation unit (ATU) to translate virtual addresses into physical addresses.

## DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 is a high level schematic of a printer 10 constructed according to one preferred embodiment of the invention. As shown, the printer 10 includes a CPU 12, an I/O port 14, a print engine interface 15, a print engine 16, a random access memory (RAM) 18, a read only memory (ROM) 20 and a bus system 22. The I/O port 14 includes a first DMA controller 26, the print engine interface 15 includes a second DMA controller 27 and the RAM 18 includes a video buffer 28.

In addition, and in accordance with the invention, the printer 10 includes an "address translation unit" (ATU) 24. The ATU 24 operates to translate virtual addresses into physical (i.e., actual) memory addresses. As will be discussed in greater detail below, the ATU 14 allows the CPU 12, the first DMA controller 26 and the second DMA controller 27 to all operate in a virtual address space.

As shown, the bus system 22 includes a "virtual" memory bus 30, a "physical" memory bus 32 and a single data bus 34. Each of these two memory buses include respective control lines and address lines. As will be described in greater detail below, the virtual memory bus 30 is used as a communication path for virtual addresses. These virtual addresses may be transmitted from the CPU 12, the first DMA controller 26 or the second DMA controller 27 and are received by the ATU 24. The physical memory bus 32 is used as a communication path for physical addresses which are transmitted from the ATU 24.

The CPU 12, the I/O port 14 and the print engine interface 15 are all connected to the virtual memory bus 30. The RAM 18 and the ROM 20 are both connected to the physical memory bus 32. The ATU 24 is connected to both the virtual memory bus 30 and the physical memory bus 32. In addition, the CPU 12, the I/O port 14, the print engine interface 15, the RAM 18 and the ROM 20 are each connected to the data bus 34. The print engine interface 15 is connected to the print engine 16 by a video bus 44. The video bus 44 may be a serial type connection.

The I/O port 14 is used to facilitate DMA transfers of data transmitted from an external host to the RAM 18. This data may represent page description language (PDL) commands that describe a document to be printed. As will be described in greater detail below, the DMA controller 26  
5 operates to direct these DMA transfers.

The CPU 12 is used to execute programs stored in the ROM 20. These programs provide the printer 10 with various control and image processing facilities. For example, one or more of these programs may direct the CPU 12 to process the PDL commands received over the I/O port 14 in order to  
10 generate video data. The CPU 12 may also operate to store the video data in the video buffer 28.

The print engine interface 15 is used to coordinate, control and buffer the DMA transfer of video data from the video buffer 28 to the print engine 16 during the printing of a document. Importantly, during this operation,  
15 the second DMA controller 27 directs the DMA transfer of the video data over the data bus 34. Additionally, the print engine interface 15 transmits the video data over the video bus 44 to the print engine 16.

It is noted that the first DMA controller 26, the second DMA controller 27 and the CPU 12 can operate as a bus master over the virtual  
20 memory bus 30 in order to write or read data from the RAM 18.

Importantly, the function of the ATU 24 is to allow the CPU 12, the first DMA controller 26 and the second DMA controller 27 to operate in a virtual address space. To accomplish this, the ATU 24 operates to map virtual addresses transmitted over the virtual memory bus 30 into physical addresses.  
25 Importantly, the virtual addresses may be transmitted from the CPU 12, the first DMA controller 26 or the second DMA controller 27.

After the physical address is generated, the ATU 24 places the physical address, along with appropriate control signals, on the physical memory bus 32. The ATU 24 may also provide various other memory control functions  
30 such as memory chip selection and address multiplexing.

In the present embodiment, the ATU 24 includes a translation table 38. The translation table 38 is a single data structure that includes mappings

of virtual to physical addresses. Importantly, the translation table 38 provides mappings for the entire virtual address space available in the printer 10. The translation table 38 is maintained by a single firmware program 36 which is shown stored in the ROM 20 and is executed by the CPU 12.

5           FIG. 2 is a flow diagram illustrating the operation of the CPU 12 and the DMA controllers to write data to the RAM 18. For ease of discussion, the steps in FIG. 2 are explained with reference to a "virtual bus master". It is understood that the virtual bus master is the present device (i.e., the CPU 12 or one of the DMA controllers) driving the virtual address bus 30.

10           As shown in FIG. 2, at the beginning of a write operation, the virtual bus master places a virtual address and appropriate control signals over the virtual address bus 30 (step 204). Next, the virtual bus master places the data on the data bus 34 (step 206). The virtual bus master then waits until an acknowledgment signal is received (step 208). As will be discussed below, this  
15           signal is generated by the ATU 24. Next, the bus master determines if there is additional data to write (step 210). If so, then the steps 204-210 are repeated. This operation continues until the write operation is complete. A read operation is performed in a similar manner.

20           FIG. 3 is a flow diagram illustrating the operation of the ATU 24 to translate virtual addresses received over the virtual memory bus 30 (from the present virtual bus master) into physical addresses.

Referring now to FIG. 3, the ATU 24 receives the virtual address from the virtual bus master over the virtual memory bus 30 at step 302. In response, the ATU 24 operates to translate the virtual address into a physical  
25           address (step 304). This is accomplished by using the translation table 38. After the physical address is generated, the ATU 24 then places the physical address onto the physical memory bus 32 to address the RAM 18 (step 306). The ATU 24 then operates to generate an acknowledgment signal (step 308) for the virtual bus master (see step 208, FIG. 2). The acknowledgment signal is  
30           transmitted appropriately over the virtual control lines.

From the foregoing it will be appreciated that a printer constructed according to the invention offers numerous advantages. First, *both* the CPU and



the printer's DMA controllers operate in a virtual address space and both have access to the *entire* virtual address space. This significantly simplifies the operation of these components. Second, the task of mapping the virtual addresses (generated by these components) is now centralized and the mappings are maintained in a single data structure (i.e., the translation table). This significantly simplifies the book keeping task associated with ensuring correct physical addresses are generated. Third, by allowing the DMA controllers to operate with virtual addresses, more efficient use of the RAM can be achieved as DMA transfers can be mapped into non-contiguous areas of the RAM.

It is further noted that the present invention may also be embodied in the form of a program storage medium with computer readable program code embodied therein that represents the ATU firmware. In the context of this document, "program storage medium" can be any means that can contain, store, communicate, propagate, or transport the program for use by or in connection with an instruction execution system, apparatus or device. The program storage medium can be, for example (the following is a non-exhaustive list), a magnetic, optical, or semiconductor based storage device.

Although a specific embodiments of the invention has been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. For example, the invention has been shown to have particular applicability to a printer. The invention, however, may be used to improve other types of computing systems. Therefore, the invention is limited only by the claims and equivalents thereof.

## CLAIMS

What is claimed is:

- 1                    1.     A printer, comprising:
  - 2                    (a)    a first address bus;
  - 3                    (b)    a second address bus;
  - 4                    (c)    an address translation unit (ATU), coupled to the first and
  - 5 second address buses, operable to translate virtual addresses received from at
  - 6 least two bus masters connected to the first bus into physical memory
  - 7 addresses.
- 1                    2.     The printer of claim 1, wherein the ATU is further operable
- 2 to transmit the physical address over the second bus.
- 1                    3.     The printer of claim 2, further comprising:
  - 2                    (d)    a print engine coupled to the first address bus.
- 1                    4.     The printer of claim 3, further comprising:
  - 2                    (e)    a central processing unit (CPU) coupled to the first address
  - 3 bus.
- 1                    5.     The printer of claim 4, further comprising:
  - 2                    (f)    a DMA controller coupled to the first address bus.
- 1                    6.     The printer of claim 5, further comprising:
  - 2                    (g)    a memory coupled to the second address bus.
- 1                    7.     The printer of claim 6, wherein the CPU and the DMA
- 2 controller are both operable to transmit virtual addresses to the ATU over the
- 3 first address bus.
- 1                    8.     The printer of claim 7, wherein the ATU is operable to
- 2 translate the virtual addresses received from the CPU controller and the DMA

3 controller into physical addresses for addressing the memory and to then  
4 transmit these physical addresses to the memory over the second address bus.

1 9. A printer , comprising:

2 (a) a DMA controller operable to generate virtual addresses;

3 (b) a CPU operable to generate virtual addresses; and

4 (c) an address translation unit operable to receive the virtual

5 addresses from both the DMA controller and the CPU and to translate the virtual

6 addresses into physical addresses.

1 10. The printer of claim 9, further comprising:

2 (d) a memory coupled to the address translation unit.

1 11. The printer of claim 10, wherein the address translation unit

2 is operable to transmit the physical addresses to the memory.

1 12. The printer of claim 11, further comprising:

2 (e) a virtual memory bus; and

3 (f) a physical bus; and

4 (g) wherein the DMA controller and the CPU is coupled to the

5 virtual memory bus and the memory is coupled to the physical bus and the

6 address translation unit is coupled to both the virtual memory bus and the

7 physical memory bus.

1 13. The printer of claim 12, further comprising:

2 (h) a print engine coupled to the virtual memory bus.

1 14. In a printer, including a CPU, a DMA controller, and a  
2 memory, method of generating physical addresses for the memory, comprising:

3 (a) providing an address translation unit (ATU);

4 (b) the CPU transmitting a first plurality of virtual addresses to

5 the ATU; and

6 (c) the DMA controller transmitting a second plurality of virtual  
7 addresses to the ATU.

1 15. The method of claim 14, further comprising  
2 (d) the ATU generating physical addresses from the virtual  
3 addresses received from the CPU.

1 16. The method of claim 15, further comprising:  
2 (e) the ATU generating physical addresses from the virtual  
3 addresses received from the DMA controller.

1 17. The method of claim 16, further comprising:  
2 (f) The ATU transmitting the physical addresses generated in  
3 step (d) to the memory.

1 18. The method of claim 16, further comprising:  
2 ( f) the ATU transmitting the physical addresses generated in  
3 step (e) to the memory.

1 19. A computer, comprising:  
2 (a) a DMA controller;  
3 (b) a CPU; and  
4 (c) an address translation unit operable to receive virtual  
5 addresses from both the DMA controller and the CPU and to translate the virtual  
6 addresses into physical addresses.

1 20. The computer, further comprising:  
2 (d) a memory coupled to the address translation unit; and  
3 wherein the address translation unit is operable to transmit the physical  
4 addresses to the memory.



TO HOST






FIG. 1



**FIG. 2**



*FIG. 3*



DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATIONATTORNEY DOCKET NO. 10992431-1

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**A System And Method For Transferring Data Within A Printer**

the specification of which is attached hereto unless the following box is checked:

( ) was filed on \_\_\_\_\_ as US Application Serial No. or PCT International Application  
Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

**Foreign Application(s) and/or Claim of Foreign Priority**

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			YES: _____ NO: _____
			YES: _____ NO: _____

**Provisional Application**

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

APPLICATION SERIAL NUMBER	FILING DATE

**U. S. Priority Claim**

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (patented/pending/abandoned)

**POWER OF ATTORNEY:**

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Customer Number 022879Place Customer  
Number Bar Code  
Label hereSend Correspondence to:  
**HEWLETT-PACKARD COMPANY**  
Intellectual Property Administration  
P.O. Box 272400  
Fort Collins, Colorado 80527-2400**Direct Telephone Calls To:****Matthew L. Wade**  
**(208) 396-5263**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Inventor: Frederick W. PewCitizenship: USResidence: 3672 S. Daisy Way, Boise, ID 83709Post Office Address: Same as residenceInventor's Signature Frederick W. PewDate 7/28/2000

DECLARATION AND POWER OF ATTORNEY  
FOR PATENT APPLICATION (continued)

ATTORNEY DOCKET NO. 10992431-1

Full Name of # 2 joint inventor: Marvin D. Nelson Citizenship: US

Residence: 471 E. Amalie Court, Meridian, ID 83642

Post Office Address: Same as residence

Marvin D. Nelson  
Inventor's Signature

7-28-00  
Date

Full Name of # 3 joint inventor: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Residence: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

\_\_\_\_\_  
Inventor's Signature Date

Full Name of # 4 joint inventor: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Residence: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

\_\_\_\_\_  
Inventor's Signature Date

Full Name of # 5 joint inventor: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Residence: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

\_\_\_\_\_  
Inventor's Signature Date

Full Name of # 6 joint inventor: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Residence: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

\_\_\_\_\_  
Inventor's Signature Date

Full Name of # 7 joint inventor: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Residence: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

\_\_\_\_\_  
Inventor's Signature Date

Full Name of # 8 joint inventor: \_\_\_\_\_ Citizenship: \_\_\_\_\_

Residence: \_\_\_\_\_

Post Office Address: \_\_\_\_\_

\_\_\_\_\_  
Inventor's Signature Date